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Abstract of thesis entitled: 
Adiabatic Quasi-Static CMOS Multiplier 
Submitted by MAK Wing-sum for the degree of Master of Philosophy in 
Electronic Engineering at The Chinese University of Hong Kong in August 2000. 
Continue demand for a low power design technology is ever growing. Recent 
researches indicate that an Adiabatic CMOS logic has a significant impact on low 
power design. The main idea of adiabatic switching is to reduce power consumption by 
recycling charges between the charge and discharge cycles. A ramp or sinusoidal signal, 
instead of a conventional DC power supply, is used to power an adiabatic circuit. A 
new logic structure, named Adiabatic Quasi-Static CMOS (AqsCMOS) which uses a 
single sinusoidal supply has been proposed. This technology can be used to drive and 
be driven by conventional static CMOS directly. The new AqsCMOS is totally 
compatible with conventional CMOS logic which is one of the main benefits of this new 
logic. -
This project focuses on the development of the Adiabatic Quasi-Static CMOS 
(AqsCMOS) design. In order to validate the functionality of the AqsCMOS logic, an 8x 
8 AqsCMOS multiplier is designed to evaluate its performance. The multiplier is 
running in a pipeline architecture using two phase sinusoidal supply clocks. This 
pipeline architecture of AqsCMOS logic will be demonstrated by using simple 
AqsCMOS inverter chain outlined on this project. 
A Power clock generator generates the two phase clock inputs. This resonant 
power clock generator is designed to produce two complementary sinusoidal waveforms, 
with identical frequency and phase. The entire power clock generator is implemented 
with the AqsCMOS multiplier on the same chip attached by a small external inductor. 
The experimental results indicate that the power saving efficiency of the AqsCMOS 
logic increases with the complexity of the integrated circuit and operating frequency 
compared with the conventional CMOS design. 
The AqsCMOS multiplier illustrated on this project is verified for operating in 
general environment. The simulation results and the measurement data provide 
significant foundations on constructing system level design base on AqsCMOS 
topology. This new circuit design technique can fulfill the low power requirement of 









本論文提出的絕熱近似穩態互補式金氧半電晶體（Adiabatic Quasi-Static CMOS, 
AqsCMOS)電路爲一種使用弦波電壓源的低功率電路設計。而此電路設計能 、 
整合在傳統的互補式金氧半電晶體之中。依據以上槪念’ 一顆8x8絕熱近似穩 
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^ ^ INTRODUCTION 
1 -1 Introduction - Low Power 
Recent sub-micron technologies have improved the speed and complexity of 
integrated circuits. In these highly integrated systems, power dissipation becomes an 
important criterion of a design. High power dissipation is the source of failure 
mechanisms and unstable performance. Therefore, power dissipation considerably 
reflects the reliability of the circuit. 
At the same time, the communication market is expanding rapidly. Especially 
the portable equipment market is seeking for low power and high performance systems. 
The low power IC would gain a significant market advantage. All the factors induce 
ever growing needs for low power design and many academic and industrial research 
groups are triggered by this dramatically changes. 
1,2 Power Consumption in CMOS Circuit 
In a conventional CMOS circuit, when a signal switches the logic value, a 
certain amount of energy is consumed from the power supply. On the other hand, 
CMOS technologies have very low power consumption when the input and clock signal 
are not changing. These facts facilitate the identification of the various power 
components. 
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The average power consumption in a conventional CMOS can be expressed as 
the sum of three components [1]; 
(i) Static power caused by the reverse leakage current and sub-threshold current 
conduction 
(ii) Dynamic power caused by charging and discharging load capacitors. 
(iii) Power caused by the short-circuit current (Isc) during the switching transient. 
1.2.1 Static Power Dissipation 
The static power in CMOS circuits is mainly due to the reverse leakage and sub-
threshold currents. The total static power is given by P加= P,— + P 础 where Pieak is 
due to the leakage current and Psub is the power contributed from sub-threshold current. 
The leakage current consists of MOS junction leakage currents. It occurs when 
the p-n junction between the drain and the bulk of the transistor is reverse-biased. The 
reverse-biased drain junction conducts a reverse saturation current which is drawn from 
the power supply. 
Vin 
O 
V D D 
Vss Vout _ _ 
? 去 
vA/ vy^JtJ \ w ^ i y vA// 
Body threshold f " \ | • threshold* ^ ^ / 
tie J current j \ j ‘‘ ^  current-^  1 jie / 
军 Reverse 本 \ 章 厂 Reverse j t / 
T . 'c二 wT \ T leakage T N-WelV 
. j current ^ | \ | current | , J 
T ^ — — • - 丄 … I 
V 
p-type substrate 
Fig. 1.1 Reverse leakage current and the sub-threshold leakage current. 
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Consider a CMOS inverter (figure-1.1) the drain and source region form parasite 
diodes with the substrate. These parasitic diodes exhibit a diode current given by 
！,E欣=IS(E “ - 1 ) ( 1 . 1 ) 
where Vbias is the reverse-bias voltage across the diode and h is the reverse saturation 
current. The total power dissipation due to these leakage currents is equal to 
PLEAK = S 、 “ O X \^卯 (1.2) 
/ l> 
A typical value of the leakage current (Jieak) is 1 fA per device junction, and the current 
parameter L of the leakage current increases significantly with temperature. Note that 
the leakage current seems to be too small to have any effect on the power dissipation. 
But in a large chip contain million of transistors, the power dissipation due to this 
mechanism could be significant. 
The second 
component of the static power consumption is caused by the sub-
threshold current. The sub-threshold current is a function of the input voltage V.n. 
When the gate to source voltage is very close to the threshold voltage of the logic gate, 
the sub-threshold current becomes significant due to carrier diffusion between the 
source and drain regions of the transistor. In this case, a weak inversion layer between 
source and drain induces the exponential dependence of the sub-threshold expression 
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‘_YDB. 
hut - h e ^ - e ^ (1.3) 
V y 
o I V ^ U J (1.4) 
「 i f 
R 2 




VDB = drain voltage 
VsB = source voltage 
命 = K T � , t h e r m a l voltage � 
JLLN = mobility of electron 
Cox = oxide capacitance 
V = parameter of inversion-layer charge and surface potential •‘ 
终w = surface potential in the channel in weak inversion 
0F = surface band bending 
The second component of static power due to sub-threshold leakage current 
becomes 
Psub - hubimean) ^^DD ( 1 . 6 ) 
The mean value of sub-threshold current is for both pmos and nmos transistors. 
This current increases drastically with the increase of temperature, and this parameter is 
especially important to charge-storage circuits. 
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1,2.2 Dynamic Power Dissipation 
A CMOS logic consumes power during an output node transition. The dynamic 
power is dissipated when energy drawn from the power supply to charge-up the load 
capacitance, Cioad. Take a simple inverter as an example, the Cioad is the equivalent load 
and parasitic capacitance. 
VDD — p " VDD 
I 
. U I . u 
C • Charge-up path C -I -] • ^ 
Input O 1—O Output Input O r - Q Output 
_ _ _ | M " _ i M I 
-I I 丄 




Fig. 1.2 Charge-up phase of a CMOS inverter. Fig. 1.3 Discharge phase of a CMOS inverter. 
During the charge-up phase (figure-1.2), the output node makes a transition from 
zero to V D D . Energy = Chad x VDD^ ’ is drawn from the power supply. While the output 
node is charging up, half of the energy is dissipated in the pmos transistor. 
^pmos-diss = 2 X Cioad X VdD ( 1 . 7 ) 
In the discharge phase (figure-1.3), no energy is drawn from the power supply. 
The energy stored in the output node is dissipated in the nmos transistor during 
discharge cycle. The energy dissipated in nmos transistor is equal to the energy stored 
in the output capacitance node, Cioad. 
Enmos-diss = 父 X Vop (1 .8) 
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Note that all energy drawn form the power supply is dissipated through a path 
from supply source to ground by the pmos and noms transistors. This switching process 
transforms energy to heat while making a signal transition in the output voltage node. 
The average dynamic power dissipation, Pavs, for a complete cycle of output 
transition at a switching frequency / � / 众 = • is given by 
1 T 
Pavs .. (1 .9) 
7 0 
The current in charging phase 
.—. _ 厂 ^^out 
I : ^charge = ^load 如 (1.10) 
、 
and in discharging phase 
； _ ； 一 广 ^^out , , , , � 
I - Icharge - -�load (1.11) 
The average power then becomes 
1 厂 V d d 0 “ 
^avg = - J" C：,。"" X • ) (1.12) 
7 L 0 V z^) 一 
Evaluate the integral and finally the average dynamic power consumption in CMOS 
logic circuits. 
_ 1 2 
PAVG - ^LOAD X VDD 
1 (1.13) 
“ C l o a d X VDD X fcik 
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• ^ ― — — ^ ― , 
When considering a complex logic gate, the logic may not always switch at the 
same time. The switching activity determines how often the capacitance nodes having a 
transition. A switching activity (X can represent the probability that a transition will 
occur during the period T=l/fcik. The average power dissipation due to output node 
switching then becomes 
Pavg : O C X C - d 《 D ~ X f c l k (1.14) 
In fact, the internal nodes of the complex gate might switch while the output 
node voltage of the circuit remains unchanged. If only the output node transition is 
considered, the dynamic power dissipation of the circuit will then be underestimated. 
、 
For each internal signal node, the node voltage swing may not be VDD, for 
instant, Vi which is smaller than the full swing of VDD transition. In general case, the 
dynamic power dissipation should be „ 
(N \ 
Pavg = S ^ / X Q x y . X V ^ ^ X f ^ i , (1.15) 
Vi=i 
n = number of internal node 
OCi - switching activity of each internal node i 
Vi = internal voltage swing of each node i 
Ci = parasitic capacitance of the internal node 
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1.2-3 Short Circuit Power Dissipation 
There is a short moment when both pmos and nmos are turned on during an 
output transition. Take an inverter as an example, if the rise and fall times of the input 
waveform are finite, both the pmos and nmos transistors will turn on simultaneously for 
a short amount of time during switching, a direct current path is formed between the 
power supply and the ground and an excess power is dissipated due to this short-circuit 
current, (figure-1.4) 
If we assume that the rise time of the input is equal to the fall time. Then 
Psc 二 he {mean) ^^DD ( 1 � 6 ) 




S t Time 
h I V。- k I . I 
V i n O — - H r-O I I I 1] j I 
X ^ M t I I - ‘ I I R 1 1 [ I L 
Finite input C b a d | | | | | | 
rise/fall time • Isc(t) . | . I . | I 
丄 N R , 1 \r , , 
I I I.- I I Time 
I I ^ “ I 1 
. • I . 1 . I , 1 
Fig. 1,4 (a) Generation of short-circuit current during switching, 
(b) Voltages and short-circuit current of an inverter. 
If the inverter conducts a short-circuit current, both the pmos and the nmos transistors 
are in saturation. The currents of the transistors are given by 
Adiabatic Quasi-Static CMOS —=——== p ^ e H _ 8 
The Chinese University of Hong Kong Chapter VIII - Conclusions & Further Development 
u C ( w \ 
J 认P^ox � � p l2 
1 D-pmos — -^tp\ (1.17) 
\ P Y 
I n 12 (1.18) 
1 D—nmos ) 厂 GS ^ tn 
f w . ] ( w ) 
a n d P p — - ， 打 C o x . 
Assuming that the inverter is symmetrical, which means 
It 
Pp = P and { - V f p ) - Vf^ = For equal rise time and fall time of the 
input voltage, the mean short-circuit current of an unloaded inverter becomes 
1「,2 H 一 
hcimean) ^ ^ X - \in{t) • d t \ i J t ) •dt (1.19) 
I H _ 、 
Due to symmetry, 
4 . 
^scimean) " ~ • 
「 ， (1.20) 
7 L,丨 Z _ 
Evaluate the integral, the average short-circuit power dissipation leads to 
^ s c = ^ ( y D D - 2 V j ' x T X f ^ , , (1.21) 
The power dissipation is linearly proportional to the frequency. In a given 
frequency operation, the short-circuit power dissipation can be reduced by using two 
separate inputs, and we can avoid the short circuit condition by delaying one of the 
inputs by one gate delay. 
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1.3 Total Power Consumption of a CMOS Circuit 
In general, the total power consumption of a CMOS digital circuit can be 
expressed as 
Ptotal 一 ^static + ^dynamic + ^short-circuit • 
It is common to represent the total power consumption only by the dynamic power 
dissipation, because it is the dominating component of the total power consumption in 
most of the CMOS circuits operation. [2] 
II 
1.4 Objective of the project 
Although CMOS has the lowest static power dissipation, however, its dynamic � 
power dissipation increases proportionally to the operating frequency and area of the 
chip. Thus, the increase power consumption results in a raised ambient temperature, 
which will degrade the device performance and reliability. 
As we have pointed in the previous paragraph that power consumption is a 
function of the 
operating frequency and circuit complexity (area). The power 
dissipation of a conventional CMOS circuit is fixed, once the supply voltage and 
operating frequency is determined. 
The main objective of this project is to demonstrate that it is possible to reduce 
power consumption for a giving operating frequency by using a new type of CMOS 
circuit. This new circuit is called Adiabatic Quasi-Static CMOS (AqsCMOS). The 
basic principle of adiabatic circuit is to recycle the charge, thus, it is possible to reduce 
power consumption without changing the operating frequency and supply voltage. 
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The project deals with the verification of AqsCMOS low power design for general 
application environment. The objective is to provide a baseline for constructing system 
level circuit using AqsCMOS topology, then further developments could be done base 
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LOW POWER ELECTRONIC - ADIABATIC LOGIC 
2.1 Low Power Design 
As mentioned that power dissipation in CMOS circuit has increasingly 
important for nowadays products. A new concept of low-power circuit design has been 
II 
arisen using "Adiabatic' technique. The term "Adiabatic" is usually used to describe 
thermodynamic processes that exchange no heat with the environment. Adiabatic 
switching is a new systematic approach to reduce power dissipation in a digital circuit 
by recycling the electric charge among the nodes of the circuit rather than dissipating 
this energy as heat. 
2.2 Adiabatic Switching 
In 1985, Seitz，et al. [3], defined the relationship between switching energy and 
transition time when a constant current is used to charge a capacitance node through a 
resistor. In conventional CMOS circuit, the capacitance charging process can be 
illustrated as a simple circuit with a load capacitance and a transistor's resistance as 
figure-2.1. 
I ^ O _ W — — 
^^Isource Cload 忍 
Fig.2.1 Constant current source charging a load capacitance through a on-resistance R. 
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This circuit is used as a CMOS circuit model where the current source models 
the power supply. It is similar to the conventional CMOS model where a load 
capacitance is charged through a switch resistance from a constant voltage source. [4] 
Consider the circuit with a constant current source, at time t : 0 the switch turns 




From time t : 0 to t, the average current: 
SOURCE ~ ^LOAD ~ ‘ ( 2 . 2 ) 




= 尺 ( 2 . 3 ) 
In this constant current charging process, the power dissipation is lower than the 
conventional case if the charging time T » 2RC. Here, the power dissipation can be 
made arbitrarily small by extending the charging time, since Ediss is inversely 
proportional to T. 
An adiabatic operation is built by combining both the charge-up and charge-
down phase. In a charge-up phase, energy is transferred from the power supply to the 
load capacitance. Then within charge-down phase, the polarity of the current source is 
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reversed which causes the energy flowing black into the power supply from the load 
capacitance. 
Again, in contrast to the conventional case, energy is not discarded after being 
used only once. In this case, the power supply must be designed to have the capability 
to retrieve the energy feed back to it; otherwise, half of the energy will be wasted. Thus, 
adiabatic logic circuits require "pulsed-power supplies" which should have time-
varying voltage and current. And this will be discussed in the next section. 
It 
2,3 Adiabatic Logic 
A dominant key of low-power adiabatic switching circuit is to lower the voltage 
drop while the charge is flowing into the load capacitance. In an ideal case, this 
dissipation can be reduced to zero by using a constant current power supply, and this 
situation becomes valid when the power supply can generate a linear voltage"ramp. T.J. 
Gabara [5] proposed a CMOS circuit using stepwise supply voltage as an alternative 
choice. 
|-C| 
In n Out o 1 
n 二二二 Cload 
I 
Fig. 2.2 Pulsed low power CMOS inverter. 
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Consider an adiabatic CMOS inverter in figure-2.2, it has a similar topology to 
the conventional CMOS inverter except that its supply is driven by a time-varying 
supply (j). Supply ^ is a stepwise supply voltage increasing from the potential zero to 
VDD in n equal voltage steps. Assume that the input is low and output voltage equals to 
zero initially. As the supply ^ ramps up, the pmos transistor conducts and the output 
follows the supply voltage. This setup reduces the drain-source potential of the pmos 
transistor, which also reduces the drain current (lower drain-source voltage). 
个 
VDD — I — 
士 c i 
^ L I V 
ti t M ^ 
Fig. 2.3 (a) the RC model of the inverter, (b) supply V(f> and the output voltage. „ 
Since，the pmos transistor can be represented by an ON-resistance R while it is 
conducting. The inverter can be modeled as figure-2.3a. When the supply ramps from 
zero to VDD as shown in figure-2.3b，the drain current then can be represented as 
/ = -VQU. 
dt R 
Solving the differential equation from t=ti to any time t < ti+i’ the output voltage 
becomes 
n \ ， 
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where n is the number of steps of the supply voltage In each voltage step m, the 
dissipated energy is 
oo 
E 舞 = \ l ^ x R x d t 
0 2 (2.6) 1 1/2 
= 々 x C x > 
2 
For supply ramping from zero to VDD in n steps, the total energy consumed in charging 
the capacitance C to potential VDD is “ 
E , - = 狀 
= l x c x ^ (2.7) 
n 2 
The deviation shows that the energy dissipation decreases as the number of 
supply step increases. In theory, the energy dissipation approaches zero if a very slow 
ramp supply voltage is used, i.e. n tends to infinity. 
It is finally note that until now, the adiabatic logic circuits give a low-power 
dissipation by trading the operation speed with power consumption. Therefore, the 
adiabatic logic circuits mostly used when speed is not a critical problem. 
I' 
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2.4 History of the Adiabatic Logic 
After Seitz,et proposed the concept of adiabatic switching, many new ideas in 
designing low-power circuit using adiabatic switching algorithm have been presented. 
Generally, these circuits can be categorized based on their energy performance as two 
main columns. 
A. Fully adiabatic circuits 
These circuits would dissipate arbitrarily little energy per operation if they operated 
arbitrarily slow. , 
A large body of theory has been developed. Younis and Knight, 1993[6]; Koller 
and Athas,1994[7][8] and the Efficient Charge Recovery Logic[ECRL] by Moon 
and Jeong in 1996[9]. These are some examples of full adiabatic circuits. 
B, Partially adiabatic circuits 
Only some of the energy can be recovered and the lost of charge is "transferred 
across the potential drops. Energy is lost due to the irreversible operations of the 
circuit. Several such schemes have been suggested like the Adiabatic Dynamic 
Logic(ADL) by Dickinson and Denker[10] and the other is the 2N-2N2D Logic 
Family proposed by Dramer, Dickinson and Denker[l 1]. 
The references listed above are some prior design in adiabatic circuit. Most of the 
researches on adiabatic logic circuits are still on going. Therefore, many new ideas are 
achieved and many other circuit topologies are possible. 
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In the last chapter, many adiabatic logic circuits proposed for practical application 
are introduced. Most of these circuits use complementary input signals which will 
increase the complexity of the circuit and some of energy saving efficiency are highly 
dependent on the output load capacitance. “ 
A 
Adiabatic Quasi-Static CMOS logic (AqsCMOS) is modified from conventional 
CMOS logic and has power saving property that is independent of the output loading. It 
is a simple, low-power fully adiabatic logic, moreover, it is totally compatible with 
standard CMOS. 
3,1 AqsCMOS Logic Building Blonk 
The basic topology of an AqsCMOS logic consists of the charging and discharging 
of a parasitic capacitor with a sinusoidal power supply, and special logic devices are 
used to select the charging or discharging path. 
t' 
As illustrated in figure-3.1, switches Swl and Sw2 are special devices which 
only permit current flowing in a single direction as the direction arrowhead on the 
switch. The parasitic capacitor is charged when both of the criteria are satisfied. (1) 
The sine wave input must be positive. (2) The switch Swl is turned on. When the 
parasitic capacitor is full of charge, even the clock input is swinging between VDD and 
zero; node OUT will maintain its potential until another discharging path through Sw2 
is conduced. 
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Fig. 3.1 AiTAqsCMOS logic. 
When Sw2 turned on by the control logic signal cT^e, node OUT cannot be 
discharged while the clock input having a potential higher than potential of OUT. As 
node OUT is already been charged up to VDD, it can only be discharged in the falling 
edge of the supply clock. 
Throughout the whole charging and discharging cycle, no direct path is 
permitted between supply clock and ground. As a result, energy used in the parasitic 
capacitor is completely recovered back to the supply clock. Ideally, no power is 
dissipated during the signal transition process. 
There are two major challenges in realizing the AqsCMOS topology using 
standard CMOS technology. The first problem is the generation of a sinusoidal clock 
signal used for power delivery, and this power clock generator will be established in 
detail in the next chapter. The second problem is how to perform the selection of 
current charging/discharging direction including the switching activity of Swl and Sw2. 
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Fig. 3.2 Simple Block Diagram of an AqsCMOS Logic. 
It 
With the constrain of using CMOS fabrication process, a realistic AqsCMOS 
rf 
model is illustrated in figure-3.2. The path between the supply clock and the parasitic 
capacitor is separated into charging and discharging paths. The charging path consists 
of a function F1 that is built from basic CMOS logic including a switch and a logic 
device. Function F1 is a monodirectional function. Current can only flow from the 
clock to the output node in a single direction. In contrast, function F2 only permits 
current flowing from output node to the supply clock. It acts as a discharging path to 
discharge the output signal. At the same time, function F1 and F2 will be self-
exploiting the switching activity to ensure the charging and discharging paths would not 
conduct simultaneously. 
•> 
3.2.1 AqsCMOS Inverter 
i CLK 
D1 V A D2 
卜 
• — — L 
Out 
^ 
Fig. 3.3 Schematic of an AqsCMOS Inverter Fig. 3 .4 Symbol of an AqsCMOS Inverter 
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Base on the operation of AqsCMOS logic, a simple AqsCMOS inverter is 
deplicted in figure-3.3 and figure-3.4 is the symbol representation of the AqsCMOS 
inverter. Diodes D1 and D2 are built by connecting a MOSFET transistor's gate and 
drain together. And the node CLK represents the supply clock that providing clocking 
signal and delivering desirable power. The node OUT consists of parasitic capacitors 




•I I 」 I h 
« I I I I « 
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Fig. 3.5 Detail illustration of an AqsCMOS Inverter 
Consider the detail illustration in figure-3.5, diode D1 and the pmos transistor 
assemble the charging functional block Fl . Diode D1 acts as a current direction barrier. 
It permits current flowing from node CLK toward node VI in the condition that the 
voltage different between CLK and VI is larger than the threshold voltage of Dl . For 
charging the output signal node OUT, pmos transistor must be turned on and the node 
OUT must be in potential lower then VI. 
When signal output requires a high to low transition, nmos transistor must be 
turned on. Charge stored at node OUT is transferred to the parasitic node V2. Potential 
of V2 will be built-up. Diode D2 only establishes a forward bias while the potential 
difference between clock signal and V2 is smaller than the threshold voltage of D2. A 
discharging path is connected between the output node and supply clock. Discharging 
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current brings all the energy stored at the output node back to the supply clock. In this 
situation, power is wasted only on the physical dissipation of the transistors while the 
current is flowing through it. 
Compare to conventional CMOS inverter, energy dissipation in each 
charging/discharging cycle is COUIXYDD^ Half of the energy is dissipated in pmos and 
the rest of them is dissipated through the nmos transistor. In AqsCMOS inverter, 
energy is no longer lost by DC path between supply and ground. 
II 
ff 
3,2,2 Diodes of AqsCMOS inverter 
It has been shown in the previous section that the threshold voltage of a path 
selected diode affects the output signal level and the power dissipation of the logic. 
And the threshold voltage, Vt’d，has some scaling limitations. It depends on both the 
device geometry and fabrication process parameters such as oxide thickness, substrate 
doping concentration and built-in junction potential etc. To find out the optimal 
threshold voltage of the diodes, a practical implementation of the AqsCMOS inverter 
and path selected diodes is necessary. 
「 . — — — — n i ^ ^ M i i . ： ： , … 一 D i — T ， ， ： 
_ _ : . . . . . I ^ ^ g ： . - / ； 
p J ^ f ^ ^ W :醉“^^^雖 ^ ^ ^ 25 丨 / -I 
fe - / ； 丨 i ^ E ， 丨 ： 丨 . 5： / i 
：丨 二 二 o i J , 
M i g S B . ^ ^ ^ ^ ^ -5 丨. i 
「二二二 •••’.;:, 二 . • 二 • : , = - : 二 . . . • . ； . • • . ：• ] -10', ‘ 丄 ！ . 1——---- ： ：. r ； 
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Fig. 3.6 Layout of an AqsCMOS inverter. Fig. 3.7 Voltage-Current characteristic of Diode 
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The optimal value of Vt’d can be estimated by simulating the layout with all the 
parasitic parameters extracted. Figure-3.7 shows the voltage-current characteristic of 
diode used in AqsCMOS logic design. 
3-3 Pipeline Clocking of AqsCMOS Inverter Chain 
In the case of AqsCMOS logic, pipeline can be advantageously used to improve the 
throughput of the system. Figure-3.8 shows a 2-stage pipeline inverter chain. Each of 
the inverter is built just like the simple AqsCMOS inverter stated in the previous section. 
The outputs of inverter are quasi-static which can be used as driver for both AqsCMOS 
and conventional CMOS logic attached to the next stage. 
CLK1 CLK2 
V A V “ 
J L Out1 L L 




Fig.3.8 Pipeline inverter chain and the corresponding clock supply signal. 
As all the function blocks are built by irreversible logic, the signal transition of 
intermediate logic can be prevented from cross-talks between stages. However, in order 
to prevent generation of glitches, the output values used to set the next pipeline stage 
have to be settled before the clock signal change its charging or discharging stale. 
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POWER CLOCK GENERATOR 
4.1 Inductor - Capacitor Oscillator 
In AqsCMOS logic family, an AC supply voltage is required for energy source. 
This supply should have the capability to allow charge flowing to the capacity node and 
ii 
retrieved it back to the supply. 
Vci r J ^ Vc2 / 
c l k 1 < * - o - ^ ~ ' ( ] ( ] [ ] [ ) ' ~ H p c / oclk2 
Swi Sw2 
Ci^L J_C2 
R、 r p 
V 去 
Fig. 4.1 Inductor - Capacitor oscillator. 
Consider a simple LC resonant circuit, CLKl and CLK2 represent 
complementary clock-supply nodes, and CI and C2 represent the parasitic capacitors of 
the circuit. The switches Swl and Sw2 close alternately. The inductor L is used to 
pump the charge from CI to C2 and back again. Because current flowing through an 
inductor cannot change instantaneously, the waveform at node Vci and Vc2 are 
sinusoidal waves and 180° out of phase. The switches Swl and Sw2 are used to control 
the time of supplying these complementary sine waves to the circuit as the power supply 
clocks. 
However, the clock signal produced by this simple LC oscillator is not perfect. 
The amplitude of the supply clock decreases with time due to the resistive loss in the 
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inductor and the capacitive load of the circuit. To maintain a constant amplitude of the 
supply clocks, electronic switches are needed to provide connecting path between DC 
supply and ground. 
4-2 Power Clock Generator 
4.2,1 Structure of Power Clock Generator 
Base on this idea of an LC oscillator, a Power Clock Generator is constructed for 
It 
supplying two complementary sinusoidal waves used by the AqsCMOS logic. This 
power clock generator consists of an enable-circuitry and self-controlled oscillator with 
a small external inductor. It will be implemented on-chip and integrated together with 
the AqsCMOS logic in order to minimize the delays and noise introduced by the chip 
I/O interface. 
V D D 
» cjLMS -
EN_clk L 
I I Power Clock 
I L | . , !•!•• I Oscil lator 
I Mp | > | rCj Mp2l 
——I 厂 
士 ！ L ‘ l" ！ � J - I 
AqsCMOS I ^ ‘ Mn1 I—' 1—1 Mn2 I 条 I AqsCMOS 
Logic I 丄 I J I n ' h I J _ I Logic 
干 J — H L M T ' ^ T I 
• f . • 
V ^ G N D 去 
Fig. 4.2 Schematic of a controllable power clock generator. 
The clock nodes of AqsCMOS circuitry are represented by CLKl and CLK2. 
Transistors M5, M6 and M7 correspond to an active-low enable circuitry. Transistor 
Mpl，Mp2, Mnl and Mn2 form a power clock oscillator which is extended from the 
idea of an LC oscillator but having constant amplitude output. 
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Fig. 4.3 Detail illustration of a power clock generator. ‘ 
The power clock starts to oscillate after an active low enable signal is applied to 
the pin EN_clk. As shown in figure-4.3, transistors Mpl, Mp2, Mnl and Mn2 process 
as an energy replenishment system by switching between DC supply, Vx, and ground, 
% 
GND, for maintaining a constant amplitude of supply clock. If all the transistors have a 
small ON-resistance, then the clock signal outputs CLKl and CLK2 can oscillate at full 
swing between VDD and ground. ‘ 
When the inductor starts to pump charge from node CLKl to node CLK2 or vice 
versa，the parasitic capacitors formed by the AqsCMOS logic force the circuit perform 
an LC oscillation. It produces two complementary sinusoidal waves at CLKl and 
CLK2. By cross-coupling these two sine waves to the gate input of Mpl, Mnl and Mp2, 
Mn2，the oscillation process of the power clock becomes self-controlled. The self-
oscillating scheme can eliminate the control circuitry and reduce the loss caused by fan-
in problem of gate inputs. 
The ON and OFF operations of transistors Mpl, Mnl, Mp2 and Mn2 are 
controlled by the sinusoidal input. These smooth operations produce less interference 
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on the resonant circuitry and can induce nearly perfect sinusoidal waves at both side of 
the inductor that can be phase locked at 180°. 
4.2.2 Power Consumption of Power Clock Generator 
In the self-controlled oscillation scheme, transistors Mpl, Mnl, Mp2 and Mn2 act 
as switches to replenish the energy lost in the resistive load at output clock nodes. If the 
switching activity of these four transistors is ideal, the power clock generator should not 
It 
consume any energy after initialized its oscillation. 
In practice, each time the inverter pairs ( Mpl-Mnl and Mp2-Mn2 ) process a 
signal transition, a short circuit current from power supply to ground flows through 
、 
either one of the inverter pair. 
! I j j I j I I t • I I I ^ I I • 
I I ! ‘ • I » 1 1 1 1 1 I I i 
； 1 I I ] ] ] I j ] I I i I i 
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Fig. 4.4 Clock signals and the input current to the power clock generator. 
As the input signal to the inverter pairs is sinusoidal, the short circuit current effect 
becomes significant. Consider inverter 1 formed by Mpl and Mnl as an example, the 
short circuit power dissipation can be illustrated in figure-4.5. 
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Fig. 4.5 Sinusoidal input signal of inverter pair 1 & short circuit current produced by inverter pair 1. 
During a signal transition interval, a direct path between VDD and ground is formed 
when Vth < Vin < VDD - |Vtp| . For equal input rise/fall time and zero output loading, the 
* 
mean current can be estimated to determine the average short circuit current drawn from 
the power supply in one complete clock cycle. 
= 2 x ^ 1 ⑴论 
T c , � (4.1) 
To evaluate the short circuit power dissipation, assume 
K = K | = K and the = = . 
Transistor nmos is in saturation during time to to ti . The current form the nmos 
transistor: 
I DS�mos�= y ^GSN - Kn . 
^ (4.2) 
The mean current can be expressed as 
TC汝‘2 (4.3) 
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The cross-coupled output clocks are sinusoidal with full swing of VDD to zero, then the 
gate input of inverter will be 
7 仍 = ¥ ( c � s (时 ) + l ) 
2 (4.4) 
where o) equates to 2nfdk and/cik is the frequency of oscillation. The mean current now 
becomes 
寻 ( 一 1)_ 叫 • 
< 、 
= l ^ r 时 + - K . l cos^ 4 - - 丫 
7；^  J'� 2 V 2 A 2 V I 2 
L j (4.5) 
Integrate the current from time equal to to to ti 
= + � sin sin ‘ r | ‘ 
7；及 L 4 L � 2 � � � 份 I 2 J I 2 I I , (4.6) 
The mean current will reach a maximum when t = ti where the input signal is 
equal to ^ ^ due to symmetric inverter pair assumption. For a sinusoidal signal input, 
ti can be expressed as ^ which makes the VGS equal to ^ ^ . 
T,, \ 4 U ^ J 小 ' J I 2 V'J U ^ J (4.7) 
V 2 「广 1 � 1 V f v � f v V 
The result presented above is the current drawn from power supply by an 
inverter with sinusoidal input switching between VDD and zero potential. Nevertheless, 
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if the input signal is attenuated in some clocking cycle. The mean current resulted will 
be different. When the input signal switches between (VDD - |Vtp|) and VTN， the 
dissipation becomes worst. 
VDD - |Vtp| 
v / ！\ j 
— — I ^ — 卜 _ j— —^  ^ _ ^ Vtn 
t2 t3 
Fig. 4.6 Worst case short circuit current of a power clock generator. 
A short circuit path is induced within the entire switching cycle. The time \i will 
JI 37r 
then be — and t3 still is ——• The worst case short circuit current then would be 
CO 2co 
J - / ? VDD I ^DD (^DD T/1 _ L 1 {^DD T/1 
^mcan(worst) " P "：— + -；： ；;"一 ^ +" "T" ~ 
4 n \ 2 y 2 v 2 y 
L 」 （4.8) 
In general, the cross-coupling scheme will force the output clock supply to 
swing in the range of VDD and zero. The short circuit power consumption is equal to 
^short-circuit - ^DD 乂 ^mean ( 4 9 ) 
The output loading capacitance has less effect in this cross-coupled oscillation. 
Since the output clocks are automatically locked to nearly perfect complementary 
sinusoidal. The rise/fall time of the input and output are nearly the same. This makes 
the short circuit power consumption become the major power dissipation in an 
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AqsCMOS circuit and the simulation results shown in figure-4.7 strongly agree with 
this argument of power estimation of AqsCMOS. 
300 1 . .； 
- 0 - Cl^d^ 1 ！ 
Cload =25p 
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Fig. 4.7 Short circuit current in different capacitive loading. 
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The full impact of AqsCMOS on the design of low-power circuit is yet to be 
described. It has been demonstrated that the capacitive load of circuit has less influence 
on the power dissipation. This comes to an idea that circuits of higher complexity can 
gain more advantage from AqsCMOS design. To validate the functionality of 
AqsCMOS, we have designed an 8 bit AqsCMOS multiplier to compare the 
performance with an 8 bit conventional CMOS multiplier. 
In chapter 3’ a pipeline architecture of an inverter chain using two phase ， 
sinusoidal power clock is presented. We can make use of these two-phase clocks, to 
contrive a pipeline architecture multiplier. On the point of energy, energy 
replenishment of the power clock generator contributed in chapter 4 displayed that 
balance capacitive loading at both ends of clock nodes could enhance the oscillation of 
power clock. Thus, under these circumstances, a regular array multiplier using Baugh-
Wooley architecture is chosen to illustrate the AqsCMOS topology. 
5-1 Baugh-Wooley Multiplier 
Baugh-Wooley algorithm [4] is used for two's complement array multiplication. 
The principal advantage of this algorithm is that the array is entirely constructed with 
full adders. 
Consider two's complement integers, an n-bit multiplicand X and an n-bit 
multiplier Y. 
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The product P=XY in two's complement notation can be expressed as follows in terms 
of the coefficient product of Xi and Yi with appropriate weighting factors. 
i=n-2j=n-2 i=n-2 i=n-2 
P = + X I；足巧足 - 1 2：口“广 1-
y = o y = o y = o y = o ( 5 2 ) 
r 
Transform the subtracter cells to adder cells such that 
i = n - 2 f i=n-2_ \ 
- Y U ^ 广 - 1 = X - 22"-2 + 2 " - ' + 泣 2"+'-I 
( = 0 V 1 = 0 J 
i=n-2 f i=n-2_ \ 
- z X , 2 ” + ' - 丨 = X — 22”-2 + + 乞 〒 2"+'-i 
M ) V , = 0 ) ( 5 . 3 ) 
The product P then becomes 
P = -2'"-' + {Xn-i + F.-i + 
+ I ^ f r f ^ I Y 广 + + • 1 “ 
;=o y=o 
'=0 -0 (5.4) 
The product P shows the uniformity in consisting of only positive summands. 
The results then can be obtained by addition process. Base on this algorithm, we need 
n(n-])+3 full adders. Figure-5.1 shows the architecture of a 8x8 Baugh-Wooley array 
multiplier using full adders. 
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Fig. 5.1 Baugh-Wooley array multiplier architecture. 
This uniform structure is very attractive for distributing two phase pipeline clocks 
and maintaining the balance capacitive load between the clock signals. Therefore, the 
properties of an AqsCMOS design can be introduced apparently by this multiplier. 
5-2 Structure of Multiplier 
After explaining its algorithm, circuk desing starts with building block partitioning 
and low-level modeling. By restricting the balance capacative loading, each stage of 
intermediate computation has to be divided into similar function load. 
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Fig. 5.2 Schematic diagram of the multiplier. 
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Figure-5.2 presents the partition algorithm of the 8x8 Baugh-Wooley multiplier. 
Each stage of partial product is optimized to have similar gate-weights. The stages of 
partial product are determined by two phase clocking. Base on the pipeline architecture 
explicated in chapter 3’ different stages are separately controlled by its corresponding 
supply clock signal. This structure is therefore providing a balance capacitive load 
between supply CLKl and CLK2. Inside the multiplier, all cells are designed with 
AqsCMOS logic. The full-adder structure is illustrated in figure-5.3 as an example. 
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Fig. 5.3 Schematic of an AqsCMOS full adder. 
Both of the AqsCMOS and standard CMOS multiplier will be implemented 
using the same algorithm. The pmos transistors must all be the same size, and likewise 
for the nmos transistors. For each circuit, the power consumption will be measured. 
The main theme of study is to compare the power consumption between an AqsCMOS 
and a conventional CMOS multiplier. For the pair of circuits, several random input 
patterns are generated to provide computation of multipliers, but the computing ftinction 
一 
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must be the same. This rule ensures that both circuits present the same loading during 
signal transition. An important consequence of following this rule is that it is then fair 
to load both circuits with the same load, which will generate a more accurate 
comparison of the two circuits. 
It 
r 
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^ P ® SIMULATIONS 
In order to verify the conceptual presentations of the AqsCMOS inverter, Power 
Clock Generator and the AqsCMOS multiplier, we have simulated the design with the 
HSPICE simulator. Both of the schematic and layout simulations will be carried out in 
the coming chapter. 
A 
6-1 AqsCMOS Inverter 
6.1.1 Logic Alignment of AqsCMOS Inverter 
I.....Tffu —^ 
I-: Ml 1- U' W 
M.........\ll.....::[.......W 
丨一厂 ；;： ’一一- ；;；;^ 
Fig. 6.1 Logic Alignment of an AqsCMOS inverter charging process. Fig. 6.2 Logic alignment of .an AqsCMOS inverter discharging proces 
The simulation results of switching an AqsCMOS inverter (figure 3.3) are 
shown 
in figures 6.1 and 6.2. The conditions of charging and discharging paths have 
been shown which are in agreement with the expectations. The output node could be 
charged up to a maximum voltage equal to Vmax = VDD - VT’d and VT，d is the threshold 
voltage of the diode D1 in forward bias. On the other hand, the output node could not 
be discharged to zero potential The minimum output low is equal to Vt.d which is 
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clamped by the forward bias threshold of diode D2. As a result, energy is only 
dissipated on building up the forward bias junction of the diodes during the complete 
switching process. 
With this ability of selecting the direction of charging and discharging paths, an 
AqsCMOS inverter can adjust its logic alignment when a standard input pulse is 
injected. This makes the AqsCMOS logic has the capability of driving or be driven by a 
conventional CMOS logic. It arises the ability of practical usage of AqsCMOS logic 
IT 
when combining with standard CMOS devices. 
ff 
Such a self-alignment of logic transition is particularly important when 
combining a conventional with an AqsCMOS logic together. This low power operation 
is benefited from trading off the speed of the device. In such a case, it will be a 
considerable decision for designers to trade between speed and power dissipation of a 
circuit. 一 
6JL2__Practical Implementation of AqsCMOS inverter 
It has been shown in chapter 3.2.2 that the I • • 
geometry of the device plays an important part of the i l ^ S W J " 梦 賺 ， j � i 
performance. A practical inverter chain was ; 驅 , 平 ^ j ^ t i 丨 
和 c t k 丨 i i M .丨 
implemented {0.6jum CMOS) as a testing modulus to 丨 两 丨 - O u t f 
demonstrate the algorithm of the AqsCMOS design l l M J ； ' ' - g g ^ ^ ^ j j 
丨 ‘^ ‘ • ： I • I I i I 
:RMfMBBjPtZ*,.、• 
style. Thus, several 誦 s are performed based g f e 觀 職 
on a simple AqsCMOS inverter. R g . 6 . 3 Layout of an AqsCMOS inverter 
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Fig. 6.4 Layout simulation results of a simple AqsCMOS inverter. 
a) Low-to-High signal transition. 
b) High-to-Low signal transition. 
The simulation results from the layout of an AqsCMOS inverter are shown in 
figure-6.4. The charging and discharging processes follow the swing of supply clock. 
And the output voltage is clamped between the range of VDD-Vt’d and Vu . The output 
waveforms are quasi-static, which are totally compatible with any standard CMOS logic. 
-
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_P ipe l i ne Clocking of an AqsCMOS inverter Chain 
Refer to chapter 3.3，the implemented testing modulus is running in a pipeline 
architecture. The pipeline partitioning followed the pipeline clocking scheme stated at 
chapter 3.3. And the simulation of pipeline inverter chain is presented in figure-6.5. 
li Im 1 U ！, - L - !- - !- - !- I . ! . ' . ' _ ' . ！ ‘ _ t 
” J p i f f l f f l T S i r o r r o r p J ^ S R n n r S p n r o x o x s x C T T O n u n n d " " ! 
I ‘ [ " t i l (l^kiWil^ CLKl 
'i ! ) j j j j ! j j ； ! j ! I j ! 1 ！ ！ ！ I 1| 
I ‘ … 袖 腿 腿 腿 腳 _ 腿 l A I 腿 購 腿 丽 1 腿 匪 … i CLK2 s I 1/u u u 1/u u 1/If tnf V m u u u u u u u u u u u u u u u If u u u u u u If uin/^! "•>ji}----y~ic~y-itf-V-nut_y-y-y-V-jy-jLy-y-jt-y-jif-jLy-y-jiuLjif-iJLiLftJLji^ x_y-y-jULy-itJLV」-„-j 
.! I . ! ! ! ! ! I j ! ! ! ! ! I ! ! I ； ! I :i 圣，二 : l : v 」 _ _ _ J _ _ - - t : : : : t二丄一 • L — h j ^ t r i r t i - i - - -丄 _ j-一“！“+：! ‘~！ l l 
= I I I l i t I I I I "i I I I I r ~ I ！ I I i" j -
I , - i - 4 … … … … … … - - - - - [ … • … • 1 — 4 … … - i — - - Input signal 
11 { I } J 1 I I J J • I I I I I I I I I I I . I • \ ‘ I j ！ 丨 【 ： I I j 1 I I I I I j • I； 
I . - L - - 4 丄……丄 ! … •！…九 -」 . . J . i J - . . J …了1 J - J 丄丨丨丨 Output i 、 
* I I I\ I I ！ I ！ I\ I ' T r 1 n r i i y r I T T r i I r 
‘ ~ ~ 广 1•…h* _ 一才一 "t^ J ！ _ _ j _ _ i W * 一 I _ _ I _ _ l U h — 4 I ！ ； 
i ！ ！ I ！ ！ i i ！ ！ i i ！ ！ ！ ！ ！ I ！ ！ ！ j 
5 I I I I I I I I ！ I I I ‘ I 1 J I I ： 1 I I ！ I I ： I I _ _ 
! , - L_4__」_U—-iJ-」…」…-Li_」…丄i_L-」i： L • • i L j ! i i ！ J • Output 2 
f 丨，！ii" ! 丨，！ I ！i I I 1 I I iT ! I i I I " “ iT"!' !""V1 i"" ' i 
" ' ' • ' I I ' • I ! I . I 1 1 I I 1 1 ^ - 1 
“ ‘ I “ " I “ • • • • I• , •, I • , • , I 
® 仲"• "B" <•»> ••no won "On MDit I(l>» IWn IWn imi> IWn liQn IIDn <00n 
Tim»(in) (Tut) " " " 
Fig.6.5 Simulation results of a pipeline AqsCMOS inverter chain. 
The output signals of each inverter stage follow its corresponding supply clock. 
The charging and discharging processes lagged by rising and falling edges of its own 
clock. The quasi-static outputs gain the profit of not influencing the circuit behaviors 
while the stage is preparing for signal transition. In the chapter of evaluation, a 
practical implementation of a 20 stages AqsCMOS inverter chain will be illustrated and 
compared with a 20 stages conventional CMOS inverter chain. 
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6-2 Power Clock Generator 
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Fig.6.6 Layout of a Power Clock Generator 
In order to evaluate the supply clock of AqsCMOS logic. A .Power Clock 
Generator is implemented. Figure-6.6 shows the layout of the experimental power 
clock circuit with a 0.6jum CMOS technology. This power clock is used for the 
AqsCMOS multiplier in the experimental test chip. The value of inductance L is 
determined from the resonant frequency 
' 「 - 由 (6.1) 
where the clock resonant frequency fdk must be at least 10 times bigger than the 
operating frequency of an AqsCMOS circuit. 
The simulation results are shown in figure-6.7. The power clock generator 
requires a setup time of 182ns to start the oscillation. The output waveforms produced 
at clock nodes are nearly sinusoidal and most of the higher order harmonic components 
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are eliminated by the clock distribution line throughout the entire AqsCMOS multiplier. 
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Fig. 6.7 Simulation results of a power clock generator. ^ 
In chapter 4 the topology of an AqsCMOS logic is explained. It has been shown 
that in an ideal case the AqsCMOS logic should not dissipate any power. And most of 
the power dissipation of an AqsCMOS circuit is consumed by the power clock. 
Another important fact to consider is the size of transistors used in the power clock 
generator. To demonstrate the size factor of the power clock, several simulations are 
performed to evaluate the power dissipation at different operating frequency. 
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Fig. 6.8 Power dissipation of a power clock generator in different size of replenish transistors. 
We have verified that a minimum size power clock leads to minimum 
power dissipation, small size of power clock would lead to a better power saving 
efficiency. However, when a power clock is not large enough to drive the equivalent 
capacitive load of the circuit. The clock oscillation could not be initialized. Then the 
supply clock remains idle and the whole logic would not operate. 
For the reasons discussed above, size of transistors used in power clock 
generator should be carefully chosen. The optimal size of the power clock can be 
found by simulating the entire system at desired frequency with all the parasitic 
parameters taken into account. 
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6-3 AqsCMOS Pipeline MuitipliPr 
A prototype of an AqsCMOS multiplier is fabricated along with a conventional 
CMOS multiplier based on the same algorithm. The layout of the multipliers have been 
designed using CADENCE with AMS 0.6//m CMOS Design KIT. In the AqsCMOS 
multiplier, the power clock generator is implemented on the same chip, next to the core 
of the computational function. The power clock generator encounters only about 5% 
of the entire chip area. And the whole layout is 2.2x2.2 mm^ (figure-6.9). Figure-6.10 
It 
is the layout of a conventional CMOS multiplier. ( 1.6xl.6mm^) 
_ _ 
Fig. 6.9 Layout of an AqsCMOSflwItiplier Fig. 6.10 Layout of a conventional CMOS multiplier 
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Compared with conventional CMOS multiplier, AqsCMOS multiplier profits a 
significant agreement of area-efficient design style in low-power circuit. This 
persuades a courageous goal to combine the AqsCMOS with standard CMOS design 
whereas no extra area-cost has to be considered. 
6.3,1 Power Est imation of Multiplier 
Power estimation is forecasted of the expected power consumption of a device. In 
order to compare the power dissipation between AqsCMOS and standard CMOS 
multipliers, Power-Meter simulation [Appendix IV] approach is used to estimate the 
average power dissipation of circuits under realistic operating conditions. This 
estimation tool can evaluate the total power of a chip averaging out the absolute errors 
% 
of local signal switching activity. This leads to acceptable accuracy of the global design 
and can evaluate designs with alternative architecture. 
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Fig. 6.11 Power Dissipation of an AqsCMOS and a CMOS multipliers. 
Adiabatic Quasi-Static CMOS —=——== p^e H _ 46 
The Chinese University of Hong Kong Chapter VIII - Conclusions & Further Development 
眺-\\ ^ ~7《 
- OlKrcMV>l.lt»-IM ” 
—-。"： ^ Inpi current of CMOS 
« ： mul plier 
S 41>l> - I 1 
f i : ， I 
� J l il I jl II li il Peal: current = 12.7 mA 
i • - • 
• 
fiu-— 、 汝（崎 
�―x:i/“.W货 Input ； urrent of 
- 拟 _ )||| lllliiiHlliilJttllll lili il ilJmlMilMlli liililiyiUi纏 _ 細 1 liiiiiliil AqsC I lOS multiplier 
>0 
r" I ‘ I ‘ I ‘ I ‘ I ‘ I ‘ 1 ‘ 1 ‘ 1 ‘ 1 ‘ 1 1 n 
0 •»!> IMM lllln Jimn twi> aSDn llSn 4 Don 4ilH> igai> uon 
TIIB» (In) (TMi) 
Fig. 6.12 Input current of an AqsCMOS and a CMOS multipliers. � 
Figure-6.12 shows the simulation results of an input current drawn from the 
power supply. Random pattern of input signals running at lOMHz is" generated to 
improve switching error margin. The upper trace indicates the conventional multiplier 
has current transition only when the input signals are changing. In contrast, an 
AqsCMOS multiplier extracted input current every clock cycle. As the power clock 
generator of an AqsCMOS multiplier operated at llOMHz, current replenishment 
following the switching frequency of clock's transistors. However, though there is 
continuous current flowing from the power supply of an AqsCMOS circuit, the 
magnitude of the current is much smaller than the conventional CMOS circuit. Thus, an 
AqsCMOS multiplier consumes less power than a conventional CMOS multiplier. 
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Fig. 6.14 Power dissipation under different operating temperature 
Figure-6.13 illustrates the simulation results of the multipliers working under 
different operating frequency. The power saving efficiency increases as operating 
frequency increases. The percentage maintains beyond 60% when the operating 
frequency higher than lOMHz. In normal conditions, high switching frequency leads a 
consequence of raising ambient temperature. For the simulation results shown in 
figure-6.14, the power saving efficiency maintains around 60% for on-chip ambient 
temperature range form 25°C to 175°C. 
^ 
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Fig. 6.15 Power dissipations under different DC supply voltage and operating frequency. 
CMOS Multiplier AqsCMOS Multiplier 
"^"-^ N^Supply voltage ‘ 
VDD/V i V=6V V= 5V V=4V V= 3.3V V=6V V=5V V= 4V V= 3.3V 
Opcrating^^^^^ Power Power Power Power Power Power Power Power 
Frequency ^ ^ /mW /mW /mW /mW /mW /mW /mW /mW 
5MHz 2.62 1.80 I M O ^ s i ^ l 9 9 l 5 3 Tm o!65~" 
lOMHz ~5；6 3 M I A 6 2 M 148 
20MHz l U ^ 4 4 6 223 ^ L ^ O J ^ 
50MHz ^ 1 L 2 5 M I M 
lOOMHz 5 6 ! 6 " " “ 3 7 3 1 L 4 4J1 2M ^43 
Table. 6.丨 Power dissipation of AqsCMOS and CMOS multiplier under different operating conditions. 
• 
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The effect of scaling the DC supply voltage has been considered on the results 
of figure-6.15. Table 6.1 lists the detail outcomes of scaling the DC voltage. For higher 
supply voltage, the power saving efficiency arises as expected. And under all these 
circumstances, AqsCMOS performs better than conventional CMOS. The conditions 
used in simulation platform reflect the realistic operating environments. Obviously, 
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7.1 Testing Modules of AqsCMOS Inverter Chain 
In order to get the realistic performance of an AqsCMOS inverter, we have 
designed a testing module consists of an AqsCMOS and a conventional CMOS inverter 
chain and a power clock cirucit. " 
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Fig. 7.1 Input and output signals of a conventional CMOS inverter chain. 
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Fig. 7.2 Output signals of an AqsCMOS inverter chain. 
Figures-7.1 and 1.2 show the measured output signals of the inverter chains using � 
both conventional CMOS and AqsCMOS design technique. Output Voutl9 represents 
the 19出 output stage and Vout20 represents the 2(f output stage of the inverter chain. 
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Fig. 7.3 Charging process of an AqsCMOS inverter chain. 
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Fig. 7.4 Discharging process of an AqsCMOS inverter chain. 
The principle of irreversible pipeline assembled by AqsCMOS inverter is 
supported by the measurement results shown in figures-7.3 and 7.4. The rising edge 
leaded the charging of a capacitive load and the falling edge permitted the discharging 
process. 
Base on the concept of adiabatic charging, operating speed is traded for power 
saving. In the AqsCMOS inverter chain, the low-to-high signal transition has a 
propagation delay about 387ns. The high-to-low transition spent about 509ns to 
complete its 20出 stages inverting operation when the power clock is running at IMHz. 
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7-2 Evaluation of AqsCMOS Multiplier Testing Modulus 
7,2,1 Multiplier Chips Implementation 
Both of the AqsCMOS and conventional CMOS multipliers are implemented to 
demonstrate the architecture of AqsCMOS design style and to compare the power 
consumption between the two designs. Both designs use CUP 0.6//m, three metal 
technology. Micro-photographs of the AqsCMOS and CMOS multipliers are shown in 
figure-7.5 and figure-7.6. The power comparison of the AqsCMOS and CMOS 
ff 
multipliers are monitoring by a current-sensing circuit which will be described in the 
next section. 
Current- ^ 
Power Clock • • — ； ’ ’ f ^ l • 
Fig. 7.5 Micro-photograph of an AqsCMOS multiplier. 
‘ 
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Multiplication 隱 j ^ ^ l f j f ^ | 
r_f I f : f f 霸 邏 
Fig. 7.6 Micro-photograph of a conventional CMOS multiplier. 、 
The floor-planning of the AqsCMOS and CMOS multipliers are essentially the 
same. The objective is to minimize the power measurement errors due to different 
routing between the current-sensing circuit and the main core. The placement of the I/O 
pads are designed to be the same in order to provide the same loading effect. These 
factors result 
in a more accurate comparison of the power consumption between the 
AqsCMOS and CMOS multipliers. The diagrams of the testing board are shown in 
Appendix V. 
7-2.2 AqsCMOS Vs CMOS Multipliers 
Similar to the simulation, we use the same input test patterns for both multipliers 
to get an accurate comparison. This input testing patterns is randomly generated to 
simulate a typical and general application environment. 
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Fig. 7.7 Input & output signals of a conventional CMOS multiplier. 
Figure-7.7 shows a typical output signal of a conventional CMOS multiplier 
running at 1 MHz, and the measured signals of an AqsCMOS multiplier are shown in 
figure-7.8. 
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Fig. 7.8 Supply clock & 1/0 signals of an AqsCMOS multiplier. 
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The signal transitions at different clock edge are illustrated in figure-7.9 and 
figure-7.10. The output signal followes its corresponding supply clock in both 
situations of high-to-low and low-to-high signal transition. The output exhibits a quasi-
static characteristic, and the rising and falling edges of the supply clock lead the rising 
and falling edges of the output signal. 
flcqutsitllft Is stow t^i • _ , ••TSa 
2.00 V/div V/div 
! ： i “ r I 
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Fig. 7.9 Supply clock & output low-to-high signal transition of an AqsCMOS multiplier. 
l l i c q u i s f t ^ l s ' s topp»t f . ' ‘ 一 • •…—：…. 
； i …「.- r -.”._. ： ； ； ： 1 
i i 1 i i I ^ 
I i ： ： IMHz 
i i 1 S ! 1' s ： • • ‘ • • 
rV— 一 — 
： ； • • ‘ ； 1 • 'r = = -； { ： i ： ： 
： 1 i f l / n ； f \ � ： Supplyclock 
\ i l / \ 7 ： \ / \ / \ / atl2MHz 
f I I ; N\ ； I ； 
； r ， •  
； ; 1 • • i 
k … W ^ w ^ ^ ™ ^ � High-to-low 
:nl 2.MD: Wdiv ； -4.51996 V ， fflfl.O ns/div： -13.725000 ! OUtpUt Signal 
I ！ “ L : I transition 
Fig. 7.10 Supply clock & output high-to-low signal transition of an AqsCMOS multiplier. 
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7.2,3 Input Current Measurement 
For the practical power measurement of the prototypes of the AqsCMOS and 
CMOS multipliers, compare the actual input current drawn from the power supply can 
reflect the power consumption within the entire circuit. This measurement method can 
find out the total power consumption of the chip. Using current-mode technique may 
reduce the noise and parameter variances resulting from both process and operating 
temperature variations. However, the actual current is very small and difficult to 
I* 
measure, thus, we have designed a current sensing circuit to amplify the DC supply 
current. 
VDD 
Vaipply 「 二 ： : ： ： 二 ； 二 : : : : : : 二 二 二 ； - j 
I j I J ^External 、 
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Fig. 7.11 Current sensing circuit used in Power measurement. 
Figure-7.11 is the current sensing circuit used in monitoring the quiescent input 
current drawn from power supply while the multiplier is computing. The circuit 
consists of two major components, a control section and a current amplifier section. 
The control section is assembled by diodes D1 and D2, transistors Ml, M2, M3, 
M4 and M5. In this configuration the control section may be recognized as a current 
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conveyor (CCI) [12]. In the conveyor loop, diode D2 is potentially matched to diode 
D1 when the size of the diodes are forced to be the same. Then, the voltage across D2 
clamp to the potential of Dl, by draining current through D2. It forces the current 
flowing through D2 to be monitored through a high impedance port at the drain of M5. 
As shown in figure-7.12, the current h is conveyed to the output terminal Z where the 
port at drain of M5 remains at a high impedance level. 
y p p _ 
I I I> 
I D ^ “ I 
Supply voltagel | 1 Vx Vy ‘ I 「 ， � ， 「 ， 
I v 9 I � “ 1 � 0 1 o T v J 
AqsCMOS 1 M i h ^ _ _ _ A 2 个 二 。 。 / ( 7 1 � 
Logic j [ n I - 1 ^ ^ (7-1) 
——T^ I j 0 1 0 V7 
. I L i J L _JL_ 乙 _ 
+ I I � 
I M3l| ||:M4 ——|[m5 j 
j N^TGND j Fig.7.12 (a) Current Conveyor in current sensor. 
(b) Conveyed relations of voltage & current. 
The second major component is a current amplifier section comprised of 
transistor M6, M7, M8, M9, MIO and M i l . Transistors M6 and M7 have two main 
purposes; first it is used to connect the current h from the CCI to the current amplifier. 
And second, they are part of the biasing circuit of the amplifier section. Moreover, the 
current-mode amplifier is combined with a Wilson Current Source and a simple current 
source with gain. 
= = = = = = = = = = = = = = = = = = = = = = = = = = = = 
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Fig. 7.13. Current-mode amplifier section. 
This configuration force the output current lout to have the following relation : 
(7.2) 
The linearity of this relationship is ensured within a wide dynamic range as it come 
from a computation based upon the large signal model of MOSFET. [13] 
Instead of measuring the lout, the output potential is 
measured. The input current drawn from the power 
. Vsupply 
supply then can be calculated as 军 
^ ：^ External 
V - V J r R b i a s 
T _ ^ DP ^ out • 
OUL - ~ ’ 
. ^BIAS 
• Output 
四 P A D 
where Rbias is the external biasing resistor for the 
Fig.7.14 External biasing circuit. 
previous current-mode amplifier circuit. 
Therefore, the power dissipation of the multiplier can be expressed as 
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Power = VoD X ^ou,(mean-value) (7.3) 
As both of the multipliers implemented with the same circuitry of current-mode 
amplifier. The geometry of the amplifier circuit, fabrication parameters and even the 
error factors are more or less the same. We only need to measure and compare the 
difference between lout of the two multipliers to get the power saving factor. 
|4 
A 
• E ^ H Z ^ . 1.1 网 :：〜 : . " " [ ] f r x F F ^ H ^ " -
T ^ S ^ f f : I:: 
: _ , . i:: 
, i l l . ‘ H . . 
Fig.7.15 Layout of the current sensing circuit used in an AqsCMOS multiplier 
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Figure-7.16 shows the measure voltage Vout using the current sensing circuit 
described in the previous section. The current sensing circuit is externally biased by a 
resistor Rbias equal to 21OQ. By monitoring the value of Vout, the instantaneous 
y -Y 
current, I ,=————is calculated. Taking average of the current lout and using 
^BIAS 
the equation (73), the power consumption of the entire chip then can be evaluated. 
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Fig. 7.16 Measured quiescent input current (lout) with an external biasing resistor 270Q. 
Table-7.1 lists the measured data of the input current lout and the corresponding 
power consumption of the AqsCMOS and CMOS multipliers. 
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7.4 Power Measurement 
H H U H H Corresponding • “ Corresponding 
lout (mean) Power/mW lout (mean) power/mW 
10 KHz 4.3930 20.3930 3.2870 15.2870 
50 KHz 4.3896 20.3896 3.2981 15.2981 
100 KHz 4.4007 20.4007 3.3148 15.3148 
500 KHz 4.4004 20.4004 3.5185 15.5185 
1 MHz 4.5167 20.5167 4.1296 20.1296 
2 MHz 4.5273 20.5273 4.6899 20.6899 
5 MHz 4.5241 20.5241 4.9740 20.9740 
10 MHz 4.6000 20.6000 7.0778 35.0778 
15 MHz 4.6333 20.6333 7.0741 35.0741 、 
Table-7.1 Measurement results of AqsCMOS & CMOS corresponding power dissipations. 
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Fig. 7.17 Comparison of power dissipation between the AqsCMOS and CMOS multipliers. 
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By observing the measured results of the AqsCMOS and CMOS multipliers, it 
can be noticed that the standard CMOS multiplier displayed the normal power 
dissipation performances of a conventional CMOS circuit. The power consumption 
increases as the operating frequency increases. In contrast, the AqsCMOS multiplier 
exhibits a constant power consumption, which is not a function of the operating 
frequency. We have discussed in previous chapters that the power dissipation of an 
AqsCMOS logic mainly depends on the power supply clocking operation instead of the 
IT 
switching activities of the intermediate logic gates, and the measured data agrees with 
r 
the theory. 
Comparing the performances of the circuits, it could be found out that the 
AqsCMOS circuit gains advantages on the high frequency operating environment. � 
When the operating frequency reached about 2 MHz, AqsCMOS starts to have a larger 
power saving property compared to a conventional CMOS design. The percentage of 
power saving approaches 40% when the operating frequency reach 10 MHz. And its 
power saving efficiency increases as a function of the operating frequency. 
— — — ^ ― ^ ― — I — — — — — — — 
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CONCLUSIONS and 
U m i I FURTHER DEVERLOPMENTS 
8,1 Conclusions 
We have presented a new low-power design technique. The new technique is 
validated by developing a multiplier. Both of the simulation results and measurement 
data provide a significant foundation,for AqsCMOS to be constructed for low-power 
design. 
8.1.1 AqsCMOS Inverter 
We have demonstrated the topology of an Adiabatic Quasi-Static CMOS Logic 
in chapter three. The basic building block of an AqsCMOS logic is an inverter. The 
AqsCMOS inverter is totally compatible with all conventional CMOS logic. The quasi-
static output allows the AqsCMOS logic driving or being driven by a standard CMOS 
circuit. This quasi-static performance makes an advantage in constructing pipeline 
architecture. The pipeline structure can also be further improved by using two phase 
clocking. The results show that it would be worthwhile to perform a more extensive 
study of pipeline AqsCMOS logic. 
8.1.2 Power Clock Generator 
The self-oscillating Power Clock Generator provides two complementary 
sinusoidal waves with 180 degree phase difference. The higher order harmonic 
components of the sinusoidal waves are dissipated in the resistive load of the 
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AqsCMOS logic connected to the clock nodes. Higher order interference is filtered out 
from the resonant circuitry. The power clock generator provides a constant amplitude at 
full swing. These properties are perfectly matched to the needs of an AqsCMOS power 
supply. 
ft AqsCMOS Multiplier 
In comparison with an AqsCMOS and a conventional CMOS multiplier, very 
remarkable power saving property can be achieved using AqsCMOS design style. Base 
ff 
on a proper choice of algorithm and path equalization of the pipeline architecture, 
AqsCMOS multiplier has an ultimate power saving performance compared with 
conventional CMOS operating at the same frequency and supply voltage. 
% 
The AqsCMOS multiplier has a power saving efficiency more than 60% compared 
with a CMOS multiplier. Another significant remark is that the power saving efficiency 
increases as a function of the operating frequency. The area-level description of an 
AqsCMOS multiplier also exhibits its flexibility. As these remarkable results, the 
attractive ideas of low-power AqsCMOS have been explored. The proposed AqsCMOS 
techniques are definitely deserve some attention for further development. 
t ' 
Further Development 
參 The Power Clock Generator consists of on-chip transistors and a small external 
inductor. For on-chip circuitry and off-chip component, the I/O interface always be 
a considerable factor. However, it will take a very large investment to incorporate a 
new designed I/O cell into CAD system. It would be worthwhile to perform a 
study of internal on-chip spiral inductor instead of using external inductor. 
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• As the VLSI technology further scales, system level circuit design will become 
dominating in practical design. More studies are needed to develop effective 
methodologies for proper consideration of pipeline partitioning and capacitance 
balancing while using the AqsCMOS pipeline design style. 
It 
i> 
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Appendix-1. Micro-photograph of an AqsCMOS multiplier. 
Appendix II 
Appendix-2 Micro-photograph of a CMOS multiplier. 
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Appendix III - Micro-photograph of an AqsCMOS inverter chain testing modulus. 
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Appendix III-l. Power meter circuit used for Power-Meter Simulation approach. 
Power-Meter Simulation approach can be used to estimate the average power dissipation of 
arbitrary circuits. The simulation emulates the realistic operation conditions and the power 
estimated will contain all the realistic parameters including the dynamic power, short circuit power 
and leakage power etc. 
The power meter circuit consists of three elements : a linear current-controlled current 
source, pis, a capacitor, Cy, and a resistor, Ry, all connected in parallel. By the KCL equation for 
common node of the power meter : 
C (IV—1) 
'dt ^ ' R^, 
If the initial value of Vc(0) = Ov, integrate equation (AIII-1) for the time domain solution of Vc(t). 
R -tV(卜r) 
= — F ^ ) ) X ID(T) • dr ( I V - 2 ) 
C / o 
For a periodic input waveform used in DUT, the voltage value Vy(T) at the end of one period then 
can be approximated as (AIII-3) in the condition that RyCy » T. 
釘 ZD⑴•打 av -3 ) 
i« 
C 
If the constant coefficient value of the current-controlled current source is set to be fi = V^^ 寸 , 
then the value Vc{T) at the end of one period will be ； 
= ( I V - 4 ) 
T •"� 
This is the average power drawn form the power supply source over one period. Therefore, the 
node voltage Vc at time ？=7 gives the average power dissipation of the DUT for a single operation. 
The power-meter simulation approach can accurately estimate the average power 
dissipation for any circuit and arbitrary complexity. This can evaluate the power and average out 
the absolute errors of local signal switching activity. 
ti 
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Appendix-3.1 Diagram of an AqsCMOS multiplier measurement setting. 
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